SRD frequency multipliers  Interim report by unknown
INTERIM R E m T  
FOR 
SRD FREQUENCY MULTIPLIERS 
CONTRACT NO. NAS 8 20257 
R Y A N  
68 PAGES 
REPORT NO. 29169-2 
12 JULY 1966 
Prepared for 
George C. Marshall Space Flight Center 
COPY NO. 
https://ntrs.nasa.gov/search.jsp?R=19660029847 2020-03-16T17:23:05+00:00Z
CONTENTS 
oa 
I 
QJ 
d 
b; 
cy 
SECTION 
1.0 
2.0 
3.0 
4.0 
5 . 0  
6.0 
INTRODUCTION 
1.1 Program Objectives 
1.2 History of Program 
1.3 Outline of Report 
SHUNT SRD FREQUENCY MULTIPllEBB 
2.1 Step Recovery Mode Characterietice 
2.2 
2.3 Analysis of Shunt Multiplier 
2.4 
Description of Shunt SRD M ~ l U m 8 r  
Experimental Data - Shunt Multiplier 
SERlES SRD FREQUENCY MULTIPLIER 
3.1 Deecription Series Circuit 
3.2 
3.3 Limitations of Analysis 
Operation and Analysis of Series Circuit 
INPUT MATCHING CIRCUIT 
4.1 Matching the Loselees Multiplier 
4.2 Multiplier with Losses and Input Reactance 
SPECIAL TESTS AND CIRCUITS 
5.1 Phase Modulation Teets 
5.2 
5.3 Temperature Effects 
5.4 Multiple Diode Circuits 
Amplitude Modulation - Self-Bias Operation 
CONCLUSIONS 
6.1 Choice of Circuit Type 
6.2 Needed Diode Improvements 
6.3 Further Circuit Development 
PAGE 
1 
1 
2 
3 
5 
5 
6 
9 
35 
39 
39 
39 
44 
45 
45 
50 
53 
53 
57 
58 
58 
63 
63 
63 
64 
LIST OF ILLUSTRATIONS 
FIGURE 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
SRD Frequency Multiplier 
Schematic Diagram of Shunt SRD Multiplier 
Schematic Diagram Pulse Line 
Schematic Diagram SRD Impulse Generator 
Equivalent Input Circuit of Impulse Generator 
Pulse Amplitude and Input Resistance Versus 
Drive Voltage 
Model of Output Circuit 
Equivalent Circuit-Pulse Line and ResOnatOr 
Schematic Diagram - 50 to 500 mc Multiplier 
Oscilloscope Traces 
Schematic Diagram, Series SRD Multiplier 
Voltage and Current Waveforms, Series Multiplier 
Input Interface Circuit 
Input Voltage Versus Generator Voltage (Zero Output) 
Input Voltage Versus Generator Voltage 
Drive Voltage Versus Generator Voltage Multiplier 
with Losses 
Output Phase Versus Bias Voltage 
Phase Shift Versus Diode Bias 
Power Output Versus Power Input S-Band Multiplier 
with Fixed Bias 
Power Output Versus Power Input &Band Multiplier 
with Self-Bias 
Phase Shift Versus Temperature 
PAGE 
3 
8 
12 
17 
17 
20 
23 
23 
36 
38 
40 
41 
47 
47 
40 
51 
55 
56 
59 
60 
61 
1.0 INTRODUCTION 
Ryan Electronic and Space Systems, a facility of the Ryan Aeronautical CO. e 
is presently investigating the applications of Step Recovery Modes (SRD's). 
The program is supported by the Marshall  Space Flight Center, Huntsville, 
Alabama under Contract NAS 8-20257. The contract has recently been 
amended to include the study of other circuits utilizing the SRI). Since the 
contract extension will postpone the issuance of a final report for apprax- 
mately one year, this interim report is submitted to summarize the work 
done to date on step recovery diode frequency multipliers. 
1.1. PROGRAM OBJECTIVES 
The principal objective of the initid phaee of the investdgatian w88 the 
development of the necessary circuitry to use the fast  current switching 
capabilities of step recovery diodes for frequency multiplication. 
Particular interest lay in multiplying in one stage from the VHF band 
(100 to 200 mc) to S-band (2200 mc) with ultimate appUoation in the area 
of space communication. Areas  of specific task assignment were: 
a. Study of the problems of using more than one diode in parallel 
o r  push-pull to increase power handling capability. 
b. Study of the problems of matching the widely varying input 
impedance of the multiplier to a fixed impedance of the driving 
source. 
C. Measurement of the effects of temperature and the development 
of a temperature compensating circuits. 
d. Measurement of phase modulation characteristics. 
e. Measurement of A M  noise characteristics. 
f. Development of an S-band prototype multiplier. 
Overriding all of the above tasks was the need to develop a theory of 
operation for the SRD frequency multiplier. The existence of auch a 
theory would make possible the systematic design of circuits having 
specific characteristics and making the best u8e of commercially avail- 
able step recovery diodes. 
% 
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1.2 HISTORY OF PROGRAM 
Ryan had been active in  the study and application of SRD's for approxi- 
mately one year prior to the start of Contract NAS 8-20257. During this 
time, a number of X-band frequency multipliers had been built and a 
start  made on understanding the operation of the several types of circuits. 
It was apparent very early that the conventional andyeis, which had 
evolved for design of varactor frequency multipliers , was not adequate 
when applied to the SRD. Varactor theory could not account for the high 
efficiencies which were attainable without the use of idler circuits, 
A most useful experimental tool in the study of SRD frequency multipliers 
is the low frequency model. This is nothing more than a scaled up model 
of the circuit under study. By operating in the frequency range from 20 
to 500 mc, the circuit geometry is large enough so that the circuit can 
be instrumented by sampling probes and the various events taking place 
can be observed on a high epeed oscilloscope. A typical low frequency 
model is shown in Figure 1. 
Prior to starting the work on Contract NAS 8-20257 , Ryan used the low 
frequency modeling techniques to etudy the so-called seriee type of SRD 
frequency multiplier and had developed a working theory of its operation, 
Work on the contract was started in August 1965, and the first task was 
to extend the series circuit to push-pull multipliers using multiple 
diodes. 
Concurrently, a study of the second class of multipliers, the shunt type, 
was undertaken. This work proved very fruitful and led eventually to a 
mathematical analysis of the shunt multiplier. 
Because the step recovery diode is both time-wise and piece-wise non- 
linear, designing the input matching network has been larger an empirical 
process. Since early multipliers demonstrated eevere hysteresis pro- 
blems, a mathematical and experimental study of the input matching 
problem was  then carried out. 
In order to obtain cross correlation between the low frequency model 
work and a microwave multiplier, a series of S-band (220 mc to 2300 rnc) 
units were built and tested. These models provided data on phase modu- 
lation characteristics, temperature effects , and also provided a vehicle 
for evaluating various types of diodes. 
In addition to the S-band multipliers, it was necessary to build one X-band 
multiplier to take advantage of available AM noise measuring equipment. 
These tests have not been completed and therefore will not be reported 
here. 
1.3 OUTLINE OF REPORT 
This report will not follow the chronological sequence of the program. 
Because the shunt type of circuit is more easily described, and because 
its mathematical analysis has been carried further, that circuit is con- 
sidered first. 
operation, develop the analysis using the intermediate step of the SRD 
impulse generator, and finally present experimental data. 
Later paragraphs will describe this circuit and its 
Next, the report will discuss the series type of SRD multiplier circuit. 
The series circuit has a major advantage over the shunt type in that it is 
mechanically more simple. This fact becomes increasingly important 
as the output frequency is pushed up to X-band and beyond. The opera- 
tion of the series circuit is understood in a qualitative sense, but a 
complete mathematical analysis has been frustrated by the arithmetic 
complexity. Ryan is currently attempting to devise a computer analysis 
which will relieve this situation. However, many of the results of the 
analysis of the shunt circuit can be applied to the series circuit, even 
though there is not a physical one-to-one correspondence. 
Having discussed the frequency multiplier itself, the report will then 
discuss the problem of devising an input matching network. 
Finally, the results of phase modulation tests factors affecting efficiency, 
effects of temperature, and the problems and potentialities of multiple 
diode circuits are considered. 
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Figure 1 SRD Frequency Multiplier 
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2.0 SHUNT SRD FREQUENCY MULTIP-RS 
2.1 STEP RECOVERY DIODE CHARACTERISTICS 
Before considering frequency multiplier circuits, the properties of step 
recovery diodes will be reviewed. There are perhaps three separate 
mechanisms by which a semiconductor diode can produce frequency 
multiplication. These are the non-linear capacitance of the junction when 
back-biaBed, the non-linear capacitance due to chaqge storage when 
forward b i d ,  and the current step during transition from forward to 
reverse bias. The first and second are the mechanisms utilited in the 
varactor mutiplier. The third is the dominating mechanism in the high 
order SRD frequency multiplier. The stipulation of a high order multi- 
plier is important because at multiplication factors of five and below the 
variable capacitance due to charge storage very probably effecte the 
operation of the SRD multiplier. This report will consider only the hfgh 
order SRD multiplier wherein the diode functions as a switch. 
If voltage is applied to a semiconductor diode in the forward direction, 
charge in the form of minority carr iers  is stored in the region of the 
junction. In this condition, the diode has low impedance, ideally a 
fraction of an ohm. If the voltage is suddenly reversed, the diode wi l l  
continue to conduct while the stored change is being swept out. When the 
charge is depleted, the diode suddenly becomes high impedance. An SRD 
is simply a diode whose parameters have been optimized to make the 
transaction form stored charge conduction to zero current take place very 
rapidly, typically in a few hundred picoseconds. 
Basically, the SRD acts as a very f a s t  switch. However, the switchiag 
speed is not zero and the finite time required to interrupt must be con- 
sidered in the design of high frequency multiplier. There are several 
other characteristics of SRD, which must also be considered. First of 
these is the junction capacitance. In the non-conducting state, the SRD, 
rather than being a perfect open circuit, appears as a small capacitance. 
Diode manufacturers have reduced this capacitance to a few picofarad6 
or less, but this parameter is the second factor which determines the 
maximum output frequeacy of an SRD multiplier. 
A third limiting parameter is the finite resistance of the diode. The 
driving current passing through this resistance results in a power lose, 
which reduces efficiency and generates heat which must be removed from 
the circuit. Diode resistance is also a parameter which diode manu- 
factures try to reduce to a minimum. 
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Finally, a portion of the stored charge is lost by recombination. This 
results in  a dc current flowing in the circuit and also represents a 
power loss, since the amount of charge lost is proportional to the time 
the charge is stored. The recombination rate sets a lower limit on the 
frequency at which the multiplier can be driven. Recombination rate 
is usually specified by the inverse parameter, i. e. , carrier life time. 
The ideal step recovery diode would have minimum transition time, 
minimum junction capacitance, minimum series resistance, maximum 
lifetime, and maximum heat dissipation. Unfortunately, these 
characteristics are never available in a single SRD. 
2 . 2  DESCRIPTION O F  SHUNT SRD MULTIPLIER 
Figure 2 is a schematic diagram of the shunt-type SRD frequency multi- 
plier. The circuit is driven at a frequency, f l .  The limitations placed 
upon f l  will be discussed in a later section of this memorandum. How- 
ever, fl typically wi l l  be in  the range from 50 to 1000 mc. In general, 
an impedance matching network will be required at the input. 
The input signal alternately drives the SRD into forward and reverse 
conduction. During each negative half cycle, the diode Ihaps l f ,  i .  e. , 
the diode transfers suddenly to the high impedance condition, as the 
charge stored during the positive half cycle is depleted. The time of the 
occurrence of the snap can be varied by adding dc bias to the driving 
signal. 
When the SRD snaps, it interrupts the current flowing in the section of 
transmission line labeled Pulse Line (Figure2 ). This creates a voltage 
pulse at  point A of magnitude: 
v = I 2  P 0 0  
and duration: 
I 
7 =  2- 
V 
Where : 
Z is the characteristic impedance of the line 
0 
Io the interrupted current 
jthe length of the line 
v the velocity of propagation in the line. 
The choke is usually a quarter-wave section of low impedance line and 
appears as a short to the pulse, but a s  a shunt capacittsce to the driving 
signal. 
The frequency multiplier is completed by coupling a high-Q resonator to 
the pulee line. The resonator is tuned to a multiple of the input fre- 
quency and receives an impulse for each cycle of the driving t@pal. It 
acta as a flywheel eupplying energy to the output load between impulsea. 
It appears that best efficiency would be obtained if the length of the pulse 
line were adjusted to give a pulse length equal to one-half cycle of the 
output frequency . 
Frequency multiplication as high as 30 is practical. The upper limit of 
output frequency is set by the characteristics of the diodes themselves. 
The lower limit upon drive frequency is eet by the lifetime of Me minor- 
ity carriers. As the lifetime becomes an appreciable part of the period 
of the driving signal, more and more of the stored charges will be lost, 
due to recombination. The upper limit on output frequency is set by two 
factors. These are the transition o r  snap time of the diode, and the RC 
time constant formed by the impedance of the pulse line and the junction 
capacitance of the diode. Both of these factors tend to round off the 
pulse and degrade the efficiency. 
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2.3 ANALYSIS OF SHUNT MULTIPLIER 
The method of analysis to be followed in the succeeding sections of this 
report ie very similar to that used by S. M. Krakauer of HP Associates*, 
which, in  turn, follows the traditional analysis of radar pulse modulator. 
Firet, consider the pulse line, assuming that the SRD is a perfect switch 
and that the load is a pure resistance. The effect of finite diode capaci- 
tance will be discussed. 
The input impedance at the choke as seen by the driving signal will be 
derived. From this, a power output versus  power input relationship will 
be determined. 
Since this portion of the multiplier is an impulse generator, which is an 
interesting and useful circuit in itself, a model was built and tested. 
Experimental results are in good agreement with theory. 
The analysis will then be extended to the frequency multiplier by replac- 
ing the resistive load with a resonant tank. This analysis results in a 
eomewhat idealized picture, since all losses are not considered. 
The next step then ie to perturb the idealized solution by adding the 
losses due to the diode series resistance, the losses in the circuit, and 
the effects of recombination current due to a finite minority carrier 
lifetime. 
Finally, having derived an input impedance to the multiplier, the re- 
strictions placed upon the input matching circuit can be determined. 
*Bimonthly Report No. 5, Contract DA 59-186-AMC-98 (D) for United 
States Army Material Command 
2 . 3 . 1  Analysis of Impulse Generator 
2 . 3 . 1 . 1  Pulse Line 
Consider the circuit shown in Figure 3. It consists of length, 1, of 
transmission line of impedance Z o .  The line is shorted at one end and 
shunted at the other by an SRD, which is represented as a switch in par- 
allel with a capacitance, Cj, and a resistive load, RL. Assume as the 
initial condition that the switch is closed, and a current, Io, is flowing 
in the line as shown. The voltage and current distribution in the line is 
shown in Figure 3b. 
When the switch opens, the current at point A drops to a value given by: 
Z 
0 
1 = 1  
L O Z  + R  0 
and a voltage appears at A given by: 
v = (Io - Io z o z o  + R L  ). 0 = 
If the shunt capacitance Cj were zero, 
(3) 
the voltage would rise to the above 
Z R  
C o c  T =  z 0 + R L j  
(4) 
value instantaneously. The presence of the capacitance slows the rise 
time with an RC time constant equal to: 
In the following discussion, assume the aforementioned time constant a s  
small. Actually in the case of microwave frequency multipliers, the 
existence of a finite pulse rise time is one of the factors which limits 
the upper frequency of operation. 
After  the switch opens, the voltage and current steps propagate down the 
transmission line; are reflected by the shorted end, and return to the 
load end. Figures 3c through 3e show the voltage and current distribu- 
tion at  various times after the switch opens. 
Assume that the switch closes when the voltage step reaches the right end 
of the line. Note in the example shown in Figure 3, the SRD (repre- 
sented by the switch) would indeed become conducting a t  time, t = 2 1 /v, 
if RL is greater than Zo, since the current through it would then be in the 
forward direction. 
Several consequences of the sequence shown in Figure 3 can be listed: 
1. A voltage pulse of magnitude 
and duration 
2 L  T =  -
V 
has been applied to the load resistor, RL. 
2. The current in the line, which was Io before the operation, is 
equal to 
I1 = I 0 - 2 [ $  - Io( R L +  zo Z .)I 
I 1 = I  o (": Z + R  - "t) (9) 
3. The effect of the capacitance, Cj, ie to round the leading d trailing 
edges of the voltage pulse. 
2.3.1.2 Pulse Line and Driving Circuit 
The previoue diecuesion considered the pulse line without indicating how 
tbe initial current 
Figure 4. The short at the left end of the pulee line le replaced by a 
choke wbioh appear8 ae a ehort to the pulee. 
wm created. Next, coaeider tbe oircuit e h m  in 
Let the oircuit be driven by both dc voltage, V, and a einusoidal voltage, 
E sin ( + e ). Of intereet ie only ole case where the period of the 
t - 0  b) vLo 
I J 0 - 
“I 
L 0 
L 0 
Figure 3 Schematic Diagram Pulse Line 
driving signal is very much longer than duration of the output pulse. 
With this restriction, the choke appears as a capacitance Cc, and the 
pulse line itself am an inductance L, to the driving signal. The induct- 
ance can be related to pulse line impedance and length as: 
L = Z I J F T -  = z - = z -  I 7 
o v  0 2  0 
Where (r and E are the permeability and dielectric constant of the dielec- 
tric of tbs pllm line. 
Coneider the current flowing into the pulse line, (thereby excludisg the 
curre~nt into capacitance, Cc, which will be added later) and determine 
the conditione which must be met to have the diode enap once, and only 
once, per cycle at the driving signal. Take aa t = o  the^ time when the 
diode starts to conduct. Then: 
di 
Esin(Wlt  + e )  + v =  L- dt  
E 
1 
i =It + D - -  W L  COS (0 1 t + e )  (W 
A t t  = 0 
Z - RL 
L 
0 
0 
i = I 1 = I  
O Z  + R  
Therefore, the constant of integration, D, can be evaluated: 
E 2 - RL 
L 
0 
0 
+ -  
*oZ + R  D =  
and the inetantaneous current becomes: 
 COB^^^ + e )  i = - t  L + I o [ Z + R  zI - ;] + E  COS^ - oL V E 
1 O L  1 
T , that is, Just before the diode snaps again, the current 2n A t t  =r-
1 2 n  
equals Io, making the approximation that T <<T, then: 
A second condition must be met if  the SRD is to snap once, and only 
once, per cycle. The charge stored during forward current must be 
depleted during reverse current. Aesuming the minority lifetime is 
long compared to the time of one cycle, we can write: 
2 r  
P- 
I w1 i d t = O  
0 
Substituting Eq. (15) and performing the integration: 
L J 
Substituting for Io, we obtain a relationship between E, cos e, and V 
which must be satisfied, that is: 
0 
U V  z 
E C 0 8  0 = - 
RL 
the conditions for  one snap per cycle are  met. As E ie increased beyond 
the critical value, e varies to satisfy the relationship of equation (19). 
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Several rather unexpected conclusioae can be drawn from the forqpiq 
analysis. Theseare: 
1. The magnitude of I, and therefore the magnitude of the output pulse 
is a function only of the dc bias voltage, and not of the ac driving 
voltage. 
2. The ac driving voltage must be above a threshold value for proper 
operation. Increasing the drive voltage beyond this point serves 
only to change the phaee relationship between the occurrence of the 
pulse and the driving signal. 
2.3.1.3 calculation of Input Impedan ce 
Having determined the instantaneous current into the flee line, we can 
now determine the impedance which it presents to the driving signal. 
Bubstituting the value for E COB e from Eq. (19) inta Eq. (U), we arrive 
at an instantaneous current: 
 COS^ t + e )  i , =  - ( b y  - l l )  - -  V E O L  1 1 "1 
The average o r  dc current is zero, since this was one condition for 
stable operation (see Eq. (l?).) 
The second term of Eq. (20) is obviously the current due to the driving 
voltage, E sin (W1 t + 8 ), through an inductance, L. 
The first term of Eq. (21) can be elquuded in a Fourier series of O1 and 
the in-phase and quadrature components (relative to the driving voltage, 
E sin ("1 t + 8 ) can be calculated to be: 
2V COB e 
W L  1 
sin ( W1 t + e ) - -  il in phase 
Therefore, the input to the pulse line appears as three parallel imped- 
ances at the driving frequency. These are: 
1. Inductance,X = j w l L  L 
15 
2. ,Equivalent Resistance: 
0 L E  E2 
- -  1 - Ru - - 
V2 
2 v  COS e 
3. Equivalent Reactance : 
RL "1 
2 zo 
rl E 
L 4 
To the above must be added the shunt capacitance of the choke, Cc. The 
complete equivalent input circuit is shown in Figure 5. 
Note that with the diode polarity which we have chosen, e will be equal 
to TI when E is set at  its threshold value. At  this point: 
TTZ L 
0 1  R, = 
RL 
And, assuming the value of Cc is chosen to tune out L, the input is purely 
resistive. 
2 .3 .1 .4  Input- Output Power Relationship 
It is interesting to calculate the overall conversion efficiency using the 
equivalent impedances developed in the previous section. 
The input power drawn from the bias supply is zero since the dc current 
is zero. 
The input power drawn from he driving signal ie: 
E2 p =- 
in 2 R w  
Figure 4 Schematic Diagram SRD Impulse Generator 
FWe 5 
\ E l  
Equivalent Input Circuit of Impulse Generator 
The factor of 1/2 must be added, since we have chosen E as a peak 
voltage : 
- 1 ?  2 n Z  0 
R L W 1  
'in - T 
setting L = Z, ~ / 2  then, 
2 H  P - 2  
in 
The average power output can be calculated from the peak power multi- 
plied by the duty cycle: 
V 2  f 
Pout =* 
P 
out 
2 
= I  
0 
c 
Substituting Eq. (16). then 
2 2rr P = v  out (33) 
Thus, the impulse generator is 100 percent efficient, as indeed it should 
be, since we have not yet postulated any loseee. 
2.3.1.5 Experimental Data 
Before proceeding to the analysie of the 8RD frequency multiplier, it 
would be interesting to oompare some actual test data with the reeults 
18 
predicted by theory. An experimental impulse generator was built with 
the following characteristics: 
Input frequency - 40 mc 
Pulse line impedance - 50 ohms 
Pulse line length - 9.5 in. 
Load resistance - 60 ohms 
Choke capacitance - 230 to 290 pf variable 
The calculated pulse length is 1.6 nanoseconds, and this is exactly the 
measured value. 
The curves of Figure 6 summarize the data taken at a fixed bias of 1 volt 
as the drive voltage was varied from 1.2 to 15 volts. The calculated 
values are indicated in the figure. It should be remembered that 0.7 
volts must be added to the applied bias to account for the contact poten- 
tial of the diode. 
There is excellent agreement between the calculated pulse magnitude and 
experimental results. The comparison between the theoretical and 
measured input impedance is not as good, particularly at higher values 
of drive voltage. This discrepancy probably is due to the fact that the 
SRD used in the multiplier (hpa 0242) hae a minority lifetime of approxi- 
mately 100-200 nanosecods, which cannot be considered infinitely larger 
than the period of the driving signal (25 nanoseconds). Thus. the recom- 
bination current is not zero. The power required to cause the recombi- 
nation current to flow against the bias voltage must come from the driv- 
ing voltage, and can be represented by a second resietive load in parallel 
with Ro. This will  be discussed further in Paragraph 2.3.3.5. 
19 
a 
0 
m 
1 
3 
p: 
\ 
0 , CD 
I rl 
0 co 0 .-( 
0 
x o  
X 
X 
x 
0 
0 
0 
0 
1 I I I I I 
0 0 
00 
0 
.cfc 2 
cu 
I 
Q, 
W 
4 
Q, 
el 
2.3.2 Extension of Theory to Frequency Multiplication 
The extension of the theory developed for the impulse generator to the 
SRD frequency multiplier involves replacing the load resistor, RL, by a 
resonant circuit and determining what must be added and how to modify 
the impulse analysis. 
2.3.2.1 Resonant Circuit Model 
The first step in the multiplier analysis is to develop a model of the out- 
put resonator 88 it is seen by the pulse line, when the diode is non- 
conducting during the period immediately after the snap. The model 
must also be valid for the much longer period between snaps when the 
diode is conducting, and the resonator is isolated from the pulse line. 
A number of different resonant tanks have been utilized for SRD multi- 
pliers. The circuit shown in Figure 7a can be used for this analysis 
with little loss in generality. The assumptions implied in this circuit 
are : 
1. The frequency of the resonant circuit is not appreciably changed by 
the impedances connected to the input. 
2. The losses within the resonator are negligible compared to the ex- 
ternal losses and the power delivered to the load. 
3. The voltage. e, is sinusoidal with constant amplitude over the period 
of interest. which is 10 to 20 cycles of wo. 
These conditions amount to saying that the unloaded Q of the resonator is 
very high and that the input and output coupling coefficients are small. 
The inclusion of the phase angle, y , is required since we have already 
taken t = 0 as the time when the diode snaps. 
Let O0 = N (34) 
Here, N is an integer and is the multiplication factor of the multiplier. 
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The circuit of Figure 7a can be modified to Figure 7b without changing 
i ts  essential characteristics. The resistor Ro now represents the cw 
power transferred to the load by: 
2 e - 
-2R 
0 
(35) 
2.3.2.2 Pulse Line Equilibrium Conditions 
In ';he analysis of the impulse generator, we determined that the output 
waveform was a square pulse of length 7 .  Let the length of the pulse 
liue be chosen so that: 
7r 
0 
r = -  
0 
or ,  in other words, the pulse line is made a quarter wave length of the 
output frequency. We shall be interested in the half cycle immediately 
following the diode snap. During this period, the equivalent circuit of 
the pulse line and output resonator is aa shown in Figure 8. During this 
time, the pulse line appears as a pure resistance of value Zo. 
We must now make a limiting assumption that the input impedance of the 
reeonator is also resistive. In all probability, Zin will certainly not be 
purely resistive to all of the frequency components making up the square 
pulse and, as will be discussed later, there may be some advantages in 
making Zin reactive to shape the output of the pulse line. However, in 
order not to unduly complicate the analysis, let Zin be a pure resistance. 
With this restriction, the instantaneous current during the time, t, after 
the snap is: 
I Z - e  s i n ( o  t t $ )  
0 0  0 
i =  
0 + 'in 
Where Zin and 8 are defined in Figure 7b. 
(37) 
In order to find the equilibrium conditions for the pulse line, i t  is nec- 
essary to determine the average current in the line immediately after the 
SRD resumes conduction. The time which the current flows is just equal 
out Z 
N Load 
e = eosin (W t +y)  
0 0 
in z 
IO 
(b) 
Figure 7 Model of atput  Circuit 
Figure 8 Equivalent C ircuit-Pulse Line and Resonator 
to the time required for the leading edge to travel down the line, be re- 
flected from the choke, and travel back to the diode. The average cur- 
rent is : 
O I z - e s i n ( o  t + 9) 
dt 0 oo 0 0  
ave - T /” -- i + ‘in 0 
0 
0 Z e cos8  Z - - 
ave Io z + - z  in *Po + Zin) t 
0 
The current in the pulse line after the snap, per Eq. (a), is: 
I, = I  0 - 2(10 - i ave ) 
1 
in 4 e cos Q z - z  0 
0 
I -  z + z  in o “(Z0 + Zin) 
(38) 
(39) 
J 
If we let e go to zero, Eq. (41) becomes identical to Eq. (9) with RL re- 
placed by Zin. 
Define an effective load resistance, RL’, in accordance with Eq. (9). 
Then : 
I - I1 
0 
0 
RL1 = Z 
1 
01 + I 
2 e cos Q 
0 2 e cos Q 
0 0  T 
T I Z  + o in 
I Z  - 
RL1 = Z (43) 
But from the impulse generator analysis, we found for equilibrium,Eq. (M), 
I =  
0 
V V  - 
“1 (44) 
or: 
R V  z -  
0 0, L 
I 
RL1 = 
R V  
1 
Io - OL 
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Substituting Eq. (45) into Eq. (43) we can solve for the equilibrium values 
of I& 
1 
Or: 
I = o  
0 
And 
c 
(47) 
Again, if we let e = 0, we obtain the same equation for 
the impulse generator: 
as derived for 
Substituting Eq. (48) into Eq. (43) results in: 
A 
‘in n~ 2 e c o s 9  RLt = - -  
O L  n Z  1 0 
(49) 
Letting e = 0,  we find the effective load reeieLanoe ie Zin aa expected. 
Ae e COB + becomes larger, BL’ increaees, finally twooming infinite 
when: 
At this point, the sinusoidal voltage of the resonant tank is greater than 
the voltage generated by the pulse line, and no energy can be transferred 
from the line to the tank. 
The input resistance, R,, i s  from Eq. ( 2 5 ) ,  
R V  
R, n V  2 e c o s 4  
0 3  - R Z  
1 0 
Thus, the impedance presented to the driving source is low at turn-on and 
and increases as  the signal level builds up in the output tank. 
2.3.2.3 Input-Output Power RelationshiD 
Consider now the input-output power relationship of the multiplier, as- 
suming a fixed drive voltage E,  the bias voltage V, and the signal level 
e cos $. The input power is:  
- E2 
pin 2 R, 
-- 
r 1 
The power into the resonant tank is 
i e  dt 
0 277 1 
0 
n 
(53) 
(5 4) 
(55)  
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Substituting the value of instantaneous current given by Eq. (37) and 
performing the integration: 
Substituting for from Eq. (48): 
P = 2 - [ ( +  e cos Q 
in ] out Z 
0 
z 
n 2 
+ ($) (Z 0 + Zin) 
2 e  2 2  cos 9 - 21 
P out = P  in +(+) 2 2 4 n 0 
Z 
Go + Zin) 
An interesting question i~ what is the pbysical significance of the second 
term of Eq. (59), which is always negative? It appears that it rep- 
resents a power ~ O E B  in a system in which no mechanism for power loss 
har3 been incorporated. 
As mentioned earlier, the spatial distribution of voltage and current in 
the pulse line is not uniform at the conclusion of the snap. W e  calculated 
the average value to determine the equilibrium conditions. However, 
the energy represented by the ac components will be lost since, after the 
diode starts to conduct again, these currentrr will eventually damp out. 
The energy lost per snap is: 
e e 
0 0 
W h e r e f a n d  e are the inductance and capacitance per unit length of the 
line. And: 
Or: 
i =  ac Z + Z  e [ 2 sin ( - ) -  $1 co8 + 
v ac = 2 e ( zo :oZin) cos (3) sin + 
0 in 
Integrating and noting that for the length of line chosen: 
n e =  
2 w  Q Z  
0 0 
TIZ 
2 w 0 Q  
0 a?= 
The power loat is: 
0 
p = -  l E  
ac 2 r  ac 
0 
2 
P ac =(+) (Z + z. ) 2 
0 in 
Or substituting in (59) we find: 
- P  ac P = Pin out 
While we have not yet incorporated a resis t ive loss, the analysis show8 
that some of the input power i s  converted into a form which is not useful 
and is thereby lost. 
As might be expected, even with our simplifying assumptions, the d y -  
sis of the SRD multiplier is somewhat more complicated than that of the 
impulse generator. It might be well to consider some of the simplifying 
assumptions and how a more rigorous attack would modify the results. 
First ,  we  assumed that the pulse line was a quarter wave long at the out- 
put frequency. From the Fourier analysis of a square pulse, one would 
expect that increasing the pulse length beyond this value would have a 
detrimental effect on efficiency. Shortening the pulse length would per- 
haps improve efficiency. It would certainly lessen the dependance of the 
several performance parameters on the phase angle, Q , and reduce the 
power lost to higher order modes in the pulse line. However, before 
shortening the pulse line, one must consider the effect of diode 
capacitance. 
In the analysis of the impulse generator, w e  discussed the effect of diode 
capacitance and found thal the chief result w a s  to round off the output 
pulse. As the pulse lenglh is shortened, the distortion of the pulse due 
to diode capacitance will become a more important factor. It then be- 
comes an engineering compromise to consider available diodes, their 
power handling capability in relation to their capacitance, and to deter- 
mine the optimum pulse line length and pulse line impedance. 
We assumed also thal the resonator input impedance, Zin, was resistive. 
This allowed u s  to solve for the current  after the snap without resorting 
to a complex Fourier analysis which would have obscured the results of 
analysis. It should be possible to devise input cirouits which incorporate 
reactive elements, and which are more efficient than the pure resistance 
just considered. The effect of adding the reactive c o r n p e n t  would be to 
shape the pulse applied to the resonator and perhaps, to minimize the 
energy lost due to ac components left on the pulse line. 
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Finally, we assumed the frequency and voltage of the tank were  both con- 
stant. This will not be the case of a practical resonator and the result 
can generally be predicted to be the degradation of the spectral purity of 
the output signal. 
2.3.2.4 Summary of Lossless Multiplier Analysis 
Before going on to consider the various losses and their effect upon mul- 
tiplier performance, i t  might be well to recapitulate the results of the 
analysis of the lossless multipliers: 
1. The effective load resistance seen by the pulse line is: 
l. R L  = Z 
in nV 2 e c o s q  - -  
T Z  
0 
O L  1 
Or : 
R L  = Z 
in e cos 9 (-+ lr 
2. The input impedance presented to the driving signal at  "'1 is: 
E2 in  lr R =- -
e cos$ 
0 v 4  
lr 
3. The input power is: 
J e cos 8 n fn in Z 
(73) 
(74) 
4. Even though the multiplier is considered loesless, a portion of the 
power is lost to higher order modes. This power is: 
2 e cos @ 
2 
A 
0 
Z 
ac 4 
(Z0 + z. ) in 
5. And the output power is: 
- P  ac P = Pin 0 
(75) 
2.3.3 Multiplier With Losses 
An actual SRD frequency multiplier will inevitably incorporate a number 
of different mechanisms for power loss which will not only affect its 
overall efficiency, but will also modify the expressions for impedance, 
equilibrium condition, etc., developed in the previous section. In this 
section, we shall consider each loss mechanism separately and deter- 
mine how the analysis must be modified to account for it. In general, 
we shall find that we can divide the several losses into two classes; those 
associated with the resonant tank and those related to the driving current. 
The effect of the former is to reduce efficiency. The latter not only re- 
duces efficiency but also modifies the input impedance of the multiplier, 
and thereby complicates the input matching problem. 
2.3.3.1 Resonator Losses 
Since the output resonator is a linear passive circuit, i t s  losses can be 
considered by adding a resistance, RR, in parallel to Ro. Thus: 
2 e p = -  
r 2 R R  (77) 
Obviously, i t  is desirable to minimize resonator losses by making the un- 
unloaded Q as high as possible. Note that resonator losses are directly 
proportional to the power levels in the tank and can be accounted for by 
calculating or measuring a resonator efficiency factor. 
2.3 .3 .2  Diode R F  Losses 
In addition to the circuit losses, power will be lost from the output res- 
onator due to the finite resistance of the SRD. Referring to Figure 6, 
during the time the diode is conducting, the current in the input circuit is: 
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e s i n ( w  t + $  ) 
z + z  
0 i =  
d in 
where zd is the impedance 
The power lost is: 
of the diode. 
2 
e - N - 1/2 - 
N 2 nd 
('in + 'd) 
'd - 
which, if N is 10 or more and Zd << Zin, becomes: 
2 
(79) 
2 The diode losses are also proportional to e o r  the power level. 
2.3.3.3 Losses due to  Higher Order Modes 
In Paragraph 5.3, we determined that some energy would go into the 
generation of higher order modes in the pulse line. Since this energy is 
not recovered, i t  represents a power lose equal to: 
Z 0 e2 [ --- 2c$Q]  
ac = (3 (Z0 + Zin) 2 
This loss is also directly proportional to e2 o r  power level. It can be 
made minimum by tuning so that cos Q = 1. 
2.3.3.4 Input Current Diode Losses 
The current in  the diode due to the driving signal is given by Eq. (21) 
and is: 
COB ( w  t + 8 ) i = - t - -  - -  V V u  E 
1 
L O L  OIL  1 
The power lost in the input circuit due to the various resistances is then: 
2 a  
/.- 
w 
i2 R d t  (83) 
J 
0 
However, in most practical circuits, the SRD will be the major resistive 
element; thus, integrating and substituting Rd for R: 
1 2 2  E2 - r  V + -  - 2 V E s i n 8  2 
- 
pL 
In most cases, the last of three terms within the bracket can be neglect- 
ed, resulting in: 
pL 
E2 
- 
n 
E2 + (85) 
Thus, the diode loss can be represented by two resistors in parallel with 
the input, one having a characteristic similar to the multiplier input re- 
sistance, R, defined by Eq. (25), and the other being a fixed resistor of 
value: 
2 
L) 
= 2-- 
RdL I fixed Rd 
Comparing the variable resistor: 
E 2 3(U1 L)3 
- - 
d 
variable v2 r2 R 'dL1 
- E2 
V2 
-- 
to the input resistor: 
(87) 
(89) 
33 
we find that when typical values are inserted, RdL 
an order of magnitude larger than R, 
is perhaps 
2.3.3.5 Recombination Current Losses 
The last seat of lost power is the recombination current which flows 
against the bias voltage. The instantaneous recombination current is: 
where To is the carrier lifetime and q(t) is the stored charge. Since: 
E 
a.a (y t + 8 ) + E t -  - v t2 V n  Q(t)  = -  - - -  L 2  
The average recombination current is then: 
2 R  - 
0 
- 2 L\ q( t )  dt 
ave 2 n  To i 
0 
And the power lost is: 
0 
Z 
pi = - - - -  7 (;)al:o[; +% -e] 
0 
(93) 
W 
Pi 
0 3  
N 
The power lost is proportional to the power level. This loss also in- 
creases with angle 8. Therefore the multiplier should be operated with 
drive level close to threshold value. 
2.3.3.6 Summary of Losses 
By way of summary, adding the three resonator losses (resonator 12 R 
losees, diode r€ losses, and higher order mode losses) has the effect of 
reducing the efficiency of the multiplier without changing ita operating 
characteristics. Adding the input 12 R lOSSe8 and the effects of recombi- 
nation current also reduces the efficiency and does so by adding shunt 
resistance across the input. The added resi~ltance is nm-linear with in- 
put voltage. If the multiplier is not overdriven, i.e. , the angle 8 is kept 
emall, the loss resistances have the same voltage characteristic as the 
input resistance of the multiplier in that: 
The result is that the multiplier draws constant power from the driving 
source, regardless of driving level. 
2.4 EXPERIMENTAL DATA - SHUNT MULTIPLIER 
In order to illustrate the theory developed in the previous section, 
sample data from the test of one low frequency model will be presented. 
The multiplier in question is shown in schematic form in Figure 9. 
Pertinent data are: 
InputFrequency - 
Input Power - 
Output Frequency - 
output Power - 
Multiplication - 
Diode ripe - 
50 mc 
600 mw 
500 mc 
63 mw 
x-10 
hpa 0114 
0 
0 
In 
s 
0 
In 
I 
b 
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Referring to Figure 9, the input matching circuit is a pi with the shunt legs 
being a variable capacitance and the capacitance of the input choke of the 
multiplier and the series leg being a variable capacitance and the induct- 
ance of a length of coaxial line. DC bias is applied to the diode via a 50 
ohm resistor. The sending impedance at the input to the multiplier proper, 
i. e. , at the input choke, is estimated to be 15 ohms when the matching 
network is tuned for maximum power output. 
The pulse line consists of a length of coaxial line of 50 ohms impedance. 
In these particular tests, its length was set at 0.3 wavelength, that is, 
slightly longer then the quarter wavelength ueed in the analysie. The 
pulse line is coupled to the high Q T%lo cavity by extending it slightly 
into the region of maximum electric field of the cavity. Output is taken 
from the cavity by a loop coupling to a 50 ohm load. 
This particular example was chosen because it illuetrates both the theory, 
and how the low frequency model can provide a phyeical picture that 
extends beyond the analysis. 
The bottom trace of Figure 10a is the 500 mc signal from the high Q 
cavity as seen by a sampling oscilloscope. A small amount of 50 mc 
amplitude modulation is detectable. The top trace is the voltage seen by 
a probe inserted in the pulse line near the SRD. The pulse occurring 
when the diode snaps is quite apparent. In addition a X-9 (450 mc) signal 
can be seen since the line is longer than a quarter wavelength for X-10. 
One can also see a signal of approximately 1000 mc. The hpa 0114 diode 
is sufficiently fast to excite the higher harmonics and the pulse line, 
when shorted by the diode, acts a6 a half-wave resonator at approxi- 
mately 1000 mc. 
The traces of Figure 10b were obtained by sweeping the biae voltage, 
while keeping the 50 mc drive to the multiplier constant. Increasing 
negative bias is toward the left. The top trace is power output ae seen 
by a crystal detector on the output of the cavity. Ae the biae increases 
(going toward the left), the power increases and reaches a &mum. 
Shortly beyond the maximum, the signal breaks up into noise. This 
corresponds to the point where the fixed 50 mc drive is less than the 
threshold value required by the increasing bias voltage. Increasing the 
bias voltage finally reduces the power to zero. 
The bottom trace is the power reflected from the input matching network 
as seen by a directional coupler and crystal detector in the 50 mc input 
line. The bottom of the trace corresponds to zero reflected power. Best 
match occurs at the point of maximum power output since this was the 
criterion in tuning the input circuit. 
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(a) Output Signals, Fixed Bias 
@) Output Power and Reflected Power Versus Bias 
Figure 10 Oscilloscope Traces 
3.0 SERIES SRD FREQUENCY MULTIPLIER 
c\1 
I 
m 
W 
.-( 
m 
hl 
The second generic type of SRD frequency multiplier has been called the 
series circuit. It has several advantages over the shunt circuit just 
described. Chief of these is that the required geometry is mechanically 
less complex, a fact that becomes particularly important at  very high 
output frequencies where the structure is small. 
3.1 DESCRIPTION SERIES CIRCUIT 
Figure 11 shows the series multiplier in schematic form. The input 
matching network and choke section are similar to those described for 
the shunt circuit. The distinguishing feature of the series circuit is that 
the resonator and pulse line are combined. The resonator consists of 
a length, ! , of transmission line of impedance, Zo. The line is shorted 
at the right end and shunted by the low impedance choke at the left. The 
length is made a half wavelength at the output frequency, Wo. 
The SRD is placed a distance K& from one end of the line. Typical con- 
struction would be to make the line coaxial with the diode in series with 
the center conductor. 
a t p u t  power can be taken from the resonator in a number of ways. 
Typical is the use of a small  loop at  the shorted end as shown in Figure 11. 
3.2 OPERATION AND ANALYSIS OF SERIES CIRCUIT 
Operation of the series multiplier is best described by considering a 
special case. Take K = 1/3 so that one section of the line is twice the 
length of the other. Assume a current, Io, flowing in the line due to the 
driving signal. And further assume that Wo >> ~1 so that the current, 
I,, can be considered to be uniform throughout the line. 
Let the diode snap at t = 0 and consider the voltage and current distri- 
bution in the line as a function of time thereafter. The current and voltage 
sequences are shown in Figure 12. 
At t = 0, the current is I, and the voltage is zero throughout the line. 
When the diode snaps, the current at that point goes to zero. This 
negatively going current step, accompanied by the corresponding voltage 
steps, propagates in both directions. The step traveling to the right is 
reflected by the shorted end of the line and returns to the diode in time 
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Figure 12 Voltage and Current Waveforms, Series Multiplier 
During this same time, the step traveling to the left has been reflected by 
the choke, return to the diode and been reflected by the open circuit, 
returned to the choke and been reflected a second time, and returned to 
the diode again. At this point, the voltage across the diode is of the 
correct polarity to put the diode into forward conduction. 
Thus, after the sequence described in Figure 12, the line is returned to 
i ts  original condition, except that the current distribution which had been 
uniform, now approximates the distribution for half-wave resonance at 
the output frequency, o,, which is: 
X 
i = I cos --1T (98) e 0 0 
By expanding the current distribution into i ts  Fourier components, the 
average current in the line after the snap and the energy transferred each 
snap can be calculated. The current at is : 
Y 
IT I = I sin - 
0 0 3 
0 
The energy transferred per snap is then - 
0 
Where J i s  the inductance per unit length of the line. Substituting the 
Bf rom Eq. 66 and for i from Eq. 98 - 
We can find an effective load impedance, €4' by noting that: L' 
1 
3 0  
- I1 - - -  I 
Therefore, from Eq. 42, 
= 2 2  t Io - I1 R L =  Z 
0 I + I  0 0 1  
And the multiplier input impedance is: 
Finally, as was done in the analysis of the impulse generator, we can 
calculate the output and input power as follows: 
L' Substituting equation (16) for I and (105) for R 0 
p = - - -  9 [a:] sin'[+] 
out 32 W 
The input power is: 
0 
Finally , 
r 
p = -  
The miasing power goes into the production of higher order modes within 
the line. 
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3,3 &IMITATIONS ON ANALYSIS 
The preceding is about as far as  the analysis of the series circuit can be 
carried without being overwhelmed by mathematical complexity. The 
limitations on the above analysis are most restricting. We assumed that 
there was no signal at  the output frequency in the resonator when the 
diode snaps. This is equivalent to saying that the rundown between snaps 
is complete, which is impractical operation, since the output signal would 
be 100% amplitude modulated. 
The next step in the attack would be to assume some residual rf signal in 
the resonator and determine a new current distribution after snap. This 
would have to be done for all possible phase angles and levels of the 
residual signal. From these data, the stable operating level of the multi- 
plier could be determined for the particular operating conditions chosen. 
It would then be necessary to repeat the calculation assuming a different 
position of the diode. From all of these calculations, presumably the 
optimum operating conditions could be determined. 
During the course of the program, a start  was made toward programming 
the above series of calculations for solution by computer. The preliminary 
results appeared promising, and the work should be continued. However, 
at this time, the task was abandoned in favor of building and testing a 
series of experimental models. 
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4.0 INPUT MATCHING CIRCUIT 
Perhaps the most difficult task in designing an SRD frequency multiplier 
is devising a satisfactory matching network between the variable input 
impedance of the rjrlultiplier and the fixed impedance of the driving elg- 
nal source. The analysis indicates that, neglecting lossem, the input im- 
pedance varies in such a way aa to always accept canetant power from the 
eource. If one colaeiders loeses, additional non-linear reeietauce mmt 
be added la pnraliel with the calculated loaslese impedance. 
Iu addition to the unusual characterietics of the input impedance, one 
must also consider the fact that the current is rich in harmonics other 
than tbe output frequency. If care is not exercieed in designing the input 
circuit, one o r  more of these harmonics may be supported by an unex- 
pected reeonance. The result can be lose of power, modulation, or hye- 
tereeie. Similarly the bias circuit can eometimee be a source of trouble. 
4.1 MATCHING THE LOBSLESS MULTIPLIER 
In Paragraph 5.2, the input impedance for small signals of the loseless 
frequency multiplier was determined to be: 
n w  
V 6 EL in R = - -  
0 -2 2 2  nV 2 e coed 
0 -- n Z  - v  0. L I 0 
Assume that the output tank i s  tuned eo that $ = 0. Substituting for L 
and rewriting: 
L. -717 
where A and B are  constants which depend upon the fixed circuit 
parameters . 
The equivalent circuit of the input interface is shown in Figure 13. Ein 
is the peak open circuit generator voltage and Rg is the generator imped- 
ance, which is assumed to be resistive: 
E in = ( 1 4 - 2 )  E 
R V2 
E = E + -  - (1 - B%) 
in E A 
Rg V2 
2 
- 4 - (1 - Bi) E in * / E 2  in A 
E =  
Consider first the case when e 
turned on. Curves of E versus 
= 0, that is, when the multiplier is first  
Ein are shown in Figurel4for three 
Rg V2 
values of -A '  
R $  
If is large, curve (a), and the drive is fixed at Ein = (Ein),, the 
multiplier does not have an operating point. Experimentally,it is found 
that the multiplier does function, but the output is noisy and no phase co- 
herence exists. 
R V2 
If +is reduced to curve (b) the multiplier will have two operating 
points, X and Y; however, point Y is unstable since a small increase in 
the value of E causes an increase in R, which causes a further increase 
in E. 
Rg V2 
Decreasing -further causes the operating point to move up to X'. A 
V2 R 
A held constant and the voltage, e, Now consider the case where 
is allowed to build up. Curves for E versus  Ein are shown in Figure 15. 
Increasing values of e are represented by curves a, b, and c. Note that 
t 
E 
Figure 13 Input Interface Circuit 
I a Figure 14 Input Voltage Versus Generator Voltage 
(Zero Output) 
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Figure 15 Input Voltage Versus Generator Voltage 
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each of these curves represents a constant power input. The operating 
point moves from X to X' to X" 88 the voltage in the resonator builds up. 
Constant level operation is reached when the output power, which is pro- 
portional to e2, equals the input power multiplied by the system efficien- 
cy. That is: 
where Q is constant at proportionality and rl is the efficiency. Equation 
(117) can be solved for e d ie found to be: 
where K ie a function at the circuit parameters of the multiplier but not 
of Rg. The power output at the stable operating point is: 
Since the power output is proportional to I@, one might be tempted to 
increase V until the operating curve is tangent to the line of constant Ein. 
This would indeed result in maximum power output once the multiplier 
was operating, but the curve corresponding to the same circuit param- 
eters with zero resonator voltage would lie to the right of the 
Ein = (Ein) line and the multiplier would not start. 
0 
Differentiating Eq. (115) with respect to E and setting to zero yields the 
value of E at the knee of the curve: 
V 
49 
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That is, the multiplier input impedance is matched to the generator im- 
pedance at the knee of the curve. Since the multiplier will never be op- 
erated at this point, it follows that normal operation is with the input 
mismatched and that the mismatch is such that the input of the multiplier 
is a higher impedance than the generator. 
4 . 2  MULTIPLIER WITH LOSSES AND INPUT REACTANCE 
In Paragraph 2 . 3 . 3 . 6  the analysis indicated that recombination current 
losses and diode I2R losses could be represented by non-linear resistors 
placed in parallel with the equivalent lossless input resistor, R,. 
Furthermore, i t  was found that these added resistances could be approxi- 
mated by two parallel resistors, one being purely ohmic and the other 
having a characteristic similar to R,, that is: 
The analysis of Paragraph 4 . 1  will not be extended to consider the added 
resistors, except to point out that the form of the curves of Figures 14 
and 15 is not greatly altered. A family of curves of E versus Ein con- 
sidering losses is sketched in Figure 16. It can be seen that the match- 
ing problem is qualitatively the same. 
A somewhat more serious perturbation is encountered if  the multiplier is 
operated in such a manner that the reactive portion of the input impedance 
cannot be neglected. The input reactance is given by Equation (26), and 
E 
L 
Consider first  the problem of changing input reactance due to the signal 
level building up in the output tank. At the start  of operation R L  = Zin, 
and the drive level will normally be set so that: 
A V  2 
o - 
L 
R 
E - E  
Thresh 
Under these circumstances, X, is very large. 
V ~ R  emau 
B 
I 
EIn - 
Figure 16 Drive Voltage Versus Generator Voltage Multiplier with inssee 
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As the signal level builds up, R L  increases in magnitude. The maxium 
value, by Equation (45), approaches infinity. Therefore the minimum 
value of X, is: 
Since the magnitude of E will typically be ten times greater than V, 
= 5 (j "1 L) 1 min 
This reactance is in parallel with a fixed reactance of: 
= j o L  
[fixed 
which is due to the inductance of the pulse line. As a result ,the detuning 
due to the variable reactance as  the signal builds up will not be a serious 
problem, unless the input circuit has an unusually high Q. 
On the other hand, there are applications where the bias voltage, V, is 
varied over a wide range; for example, to obtain wide phase deviations. 
In this case, the variations in Xu can seriously detune the input matching 
network, and it is  often necessary to add a fixed resistance across the 
input to swamp the reactive components to obtain smooth operation. 
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5.0 SPECIAL TESTS AND CIRCUITS 
In the course of the program carried out on NAS 8-20257, a number of 
specialized areas were explored. These will be discussed briefly in the 
following paragraphs. 
5.1 PHASE MODULATION TESTS 
One of the more useful characterietics of the SRD multiplier I s  the ease 
with which it can be phase modulated. Equation (19) relates the time of 
the map to the phase of the driving signal. That is, 
- r V  2 
0 E COB e = 
The phase change of the output signal is 
where N ie the multiplier multiplication factor. 
Therefore, 
I1 E
Substituting for RL and E from ,49) and (116), 
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The above expression is not too useful in i ts  present form; however, 
assuming the approximation of equation (118) is valid over the range of 
values of V of interest, equation (132) can be reduced to: 
where G and H are constants which depend only on circuit parameters. 
Equation (133) has the general form shown in Figure 17 and can be 
differentiated to find the modulation coefficient at  any operating point. 
The analysis will not be carried out further, but one of the problems in 
applying Equation (133) to a practical SRD multiplier should be pointed 
out. In our analysis of the matching problem, we have assumed that the 
reactive portion of the input impedance, given by Equation (26) was 
tuned out. Tn practice, this is possible if the operating point is not 
shifted over too wide a range of the driving voltage Ein and the bias 
voltage, V. If wide variations in phase are required, as when the multi- 
plier is used to drive a phased array antenna, the variation in the 
reactive portion of the input impedance probably becomes the dominating 
factor in determining the multiplier performance. 
The curve of Figure 18 shows the variation in phase of the output signal 
as a function of bias voltage for an S-band series type multiplier. 
Pertinent data are  as follows: 
Input Frequency - 220 mc 
Input Power - 1000 mw 
Output Frequency - 2200 mc 
Output Power - 160 mw (center of band) 
Power Variation - 2 db 
Over Mode 
Diode Type - hpa 0242 
The phase is measured by driving two identical multipliers from a com- 
mon eource. The bias voltage of one is held fixed and i t  serves as a 
phase reference at 2200 mc. The phase of the second ie compared to the 
reference, using a slotted line as an interferometer. Accuracy of the 
system is better than *lo. 
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Figure 17 Output Phase Versus Bias Voltage 
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Figure 18 Phase Shift Versus Diode Bias 
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The diode bias is the sum of the self-bias, fixed bias, and internal 
contact potential , 
Setting Vf = -V and substituting Equation (135) into Equation (134). 
C 
The curve of Figure 18 shows the general form of the predicted curve of 
Figure 17; however, there appears to be a periodic variation super- 
imposed on the gross curve. The cause of this phenomenom has not yet 
been determined. 
5.2 AMPLITUDE MODULATION - SELF-BIAS OPERATION 
The analysis of the multiplier indicates that the output power is inde- 
pendent of the driving voltage as long as the latter is greater than a 
threshold valve set by the bias voltage. This fact  is confirmed by the 
experimental data presented in Figure 19, which shows curves of output 
power versus power input for the same 5-band multiplier described in 
Paragraph 5.1. Curves for three values of bias voltage, V1 are 
presented. 
The constant output power would seemingly preclude using the SRD 
multiplier in an amplitude modulation system, however, one can take 
advantage of the recombination current to self-bias the diode. With 
proper choice of self-biaeing resistor and fixed bias, one can achieve a 
reasonable linear relationship between input and output power. 
The average recombination current is given by Equation (94). 
(134) 
or 
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With the proper choice of Rb, 8 will be small and, assuming RL is con- 
stant, 8 will not change with varying drive voltage. Thus, the bias 
voltage increases with increasing drive voltage. A s  a consequence, the 
input impedance, R,, is constant and the output power proportional to 
the input power. 
The curves of Figure 20 show output power and reflected power (from the 
input mismatch) as a function of input power for the S-band multiplier 
with a self-biasing resistor of 372 ohms. Since the ratio of reflected to 
incident power stays constant, the input impedance is constant. 
5.3 TEMPERATURE EFFECTS 
Exhaustive temperature tests were not performed on the SRD multiplier 
during the course of this program. Sufficient tests were performed 
however to indicate that no major problem exists in this area. The two 
diode parameters which directly effect multiplier performance, the 
transition time and the minority carrier lifetime, are very slow functions 
of temperature. Thus, it would be expected that multiplier operation 
would be reasonably constant with temperature, even if  no measures were 
taken to compensate the device. This is borne out by test on the S-band 
multiplier whose output power varied less than 10% as the temperature 
was varied over the range from -50" to +lOO°C. 
The principal effect of temperature variation is to shift the bias point 
which, unless counteracted, will shift the phase of the output signal. 
The curve of Figure 2 1  shows the phase shift of the output as a function 
at multiplier temperature. The effect is dependent upon the bias point 
chosen, but for a fixed bias point, the change is reasonably linear with 
temperature. 
The investigation of temperature effects was not pursed further, since 
the multiplier appears amenable to temperature compensation, using the 
usual techniques. A much more difficult design task will probably he 
compensating the circuit providing the drive signal to the multiplier. 
5 .4  MULTIPLE DIODE CIRCUITS 
One of the present limitations on SRD multiplier output power is set by 
the thermal properites of the diodes themselves. Diode manufacturers 
are  attempting to increase the allowable input power by reducing the 
diode resistance and improving diode package to get rid of heat more 
efficiently. 
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An obvious way to increase the allowable input power and thereby increase 
the output is to use more than one diode in the circuit. The problems of 
using multiple diodes was explored as an early task of this program, and 
i t  was found that such circuits are entirely feasible, provided certain 
rules were  observed. 
In the case of the shunt circuit, the rules are quite simple. Each diode 
must have its own pulse line and i ts  own bias circuit. Attempting to 
parallel two diodes in a common circuit simply results in one or the 
other of them carrying the entire load. By operating each in a separate 
pulse line, each operates independently of the other and, indeed, no 
special care is required in matching the characteristics of the diodes. 
The output of the pulse lines are coupled to a common high Q cavity from 
which the multiplier output is taken. Enough signal is fed back from the 
cavity to keep each diode synchronized. 
Separate bias circuits are required to allow each diode to be set  at  its 
optimum power point, and to provide gross phase adjustment to syncho- 
nize the individual snap points to the common output signal. 
In practice, i t  was found easier to provide a separate input matching 
network for each diode although in theory this should not be required. 
Multiple diode series type multipliers a re  more complex since the pulse 
line is combined with the resonator. No satisfactory arrangement was 
found except to parallel complete multipliers and combine the outputs in 
a common output resonator. 
A two diode push-pull series multiplier was built and tested. It had 
approximately the same efficiency as  a single diode multiplier and could 
be safely operated a t  twice the power level. 
There appears to be no reason why more than two diodes could not be 
used and the power handling capability increased proportionately. Such 
a circuit would become very complex and difficult to package and operate. 
6.0 CONCLUSIONS 
Although great progress has been made in the past year in the application 
of step recovery diodes, the SRD multiplier is still in early stages of its 
evolution. As might be expected, the program carried out so f a r  on 
Contract NAS 8-20257 has brought to light as many questions as it ha6 
resolved. The design af SRD multipliers is less of an empirical 
process, but the designer can expect to be surprised occasionally. 
6.1 CHOICE OF CIRCUIT TYPE 
Two types of circuits have been considered in this report. The choice 
between the shunt and series type depends largely upon the application. 
The shunt circuit is easier to handle because the various paramsters 
can be identified with physical circuit elements. The shunt circuit may 
also have an advantage in that the diode can be cooled more efflciently. 
On the other hand, the eeries circuit is mechanically less complex, 
making it more easily adapted to high frequency multipliers. 
This report has concentrated on what have been called tbe shunt and 
series circuits. It is recognized that the distinction between the two is 
somewhat artificial, and that other circuits can be devised which will 
take advantage of the fast switching characteristics of the SRD to trans- 
fer energy from one circuit to another. 
6.2 NEEDED DIODE IMPROVEMENTS 
Many semiconductor manufacturers have entered the step recovery diode 
field and presumably all are working toward reducing the transition time, 
reducing junction capacitance, and reducing series resistance of their 
product. These are obvious areas where diode improvement w i l l  result 
in immediate improvement in multiplier performance. 
From the circuit designers’ point of view, an equally important area for 
improvement is diode packaging. Smaller physical size is needed to 
enable the devices to be used above X-baml. Canvereely, better thermal 
properties are needed to reach higher powere. Since these two require- 
ments are not generally compatible, the final answer to the packaging 
problem may lie in integrating the diode and its immediate circuitry. 
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6.3 FURTHER CIRCUIT DEVELOPMENT 
The primary need now is a backlog of engineering experience in using 
the SRD. Such a backlog can be built up best by using the device in 
specific circuits and solving the specific problems which appear. HOW- 
ever, further general study and circuit development would be profitable 
in several areas. One such area is the development of transitorized 
driving circuits with particular study of the problems of matching an SRD 
multiplier to a class C power amplifier. A second is a study of the prob- 
lems associated with packaging in integrated circuits. 
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